Our overall goal is to understand the role and contribution of residual stress and junction temperature on the degradation of AlGaN/GaN HEMT electrical device characteristics. To execute this goal, electrical stress measurements will be performed on devices with varying residual stress, and under varying conditions. We plan to use the micro-Raman technique to monitor the evolution of residual stress in the active region of the device over time and under quiescent electrical bias. The question of whether a stress relaxation, potentially inducing dislocations, or simply changing the piezoelectric contribution to the 2DEG charge, contributes to device degradation will be investigated. We will seek to understand the influence of junction temperature on the magnitude of the stress at the active junction. The effect of physical, thermal, and electrical stress on device reliability will be investigated.
Progress

Junction-Temperature Probing
A technique has been developed for thermal resistance measurement of thin film devices using the electrical properties of Schottky contacts on GaN HEMTs. This is a transient measurement technique, in which the Schottky gate thermionic characteristics are used to measure temperatures. Compared to Raman, this technique allows measurement of junction temperature directly under the gate. Since the junction temperature depends not only on the total power dissipated in the device, but also on the volumetric region within the device where the power is dissipated, this technique helps the understanding of the effect of electric field distribution in the channel on the junction temperature. For
Technical Progress Report #5-7 example, the device may be biased in the linear regime, creating a uniform power dissipation condition in the channel, or in the saturation regime, creating a spatially nonuniform power dissipation condition. These two cases could be selected to dissipate the same total power, yet have been found by this measurement technique to produce significantly different junction temperatures.
Our technique first calibrates the gate-to-source forward I-V characteristics of the device under test as a function of temperature by mounting on a chuck at a known temperature and under vacuum to eliminate heat loss effects. The device is then pulsed to a predetermined bias point for about 7 seconds and then turned off. A hundred milliseconds later, we force 1 µA of forward current into the gate and measure the gate voltage. The shift in voltage from the calibration curves is used to determine the junction temperature.
Clearly the device has cooled slightly, and this technique does not provide the peak junction temperature. Nonetheless, this simple measurement enables us to measure a number of important thermal properties of the device and develop an accurate thermal model. In parallel, the temperature of a nearby device (sensor) can be continuously monitored, providing a direct measurement of the chip-scale thermal spreading properties of the material surrounding the device.
Both transient and steady state temperature measurements have been made. It is found that the electric field distribution under the gate has a profound effect on the measured temperature rise at fixed dissipated power or energy. Under high electric field conditions, the temperature at the gate is higher, presumably due to the electric field concentration resulting in a small power dissipation volume. At the condition of 0.55 Watts of instantaneous power dissipation, corresponding to dissipated energy of 3.865 Joules in the channel, ~44% higher temperature rise is measured under a high field condition. This observation is consistent with expected higher electric field concentration under the gate. Thermal spreading measurements indicate a thermal resistance of ~25°C/W per mm between the two sensors located at ~450 µm and ~225 µm from the heater device. Purely field-dependent memory effects, like charging, are confirmed to be negligible by measuring the gate characteristics after pulsing to a high-voltage lowcurrent bias condition, resulting in minimal temperature rise due to little power dissipation. Fig. 2 .1 shows the forward voltage characteristics of the Schottky gate diode used to provide a direct measurement of temperature in the gate region of the device. The diode stability and robustness was ensured via a 100 hour soak test at ~200°C, and via 20 power cycles. The temperature of the heater device was recorded after ~105 ms at the end of the power pulse, while sensor devices located at ~425 µm and ~225 µm were monitored continuously. Fig. 2 .2 illustrates the typical temperature rise recorded at the sensor device for two different values of the drain-to-source voltage and at ~100 mA of drain current at the heater device. The pulse width of the heating pulse was varied from 1 to 5 seconds. The effect of electric field concentration under the gate, resulting in highly local power dissipation region, is clearly evident in temperature measurements shown in Fig. 2 .3. Fig. 2.4 shows the thermal spreading characteristics of the device via temperature measurements on two sensors located at different distances.
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Controlled Stress Generation in GaN HEMT Dies
Controlled stress generation in GaN-on-SiC will be used to study the effect of variable physical stress on electrical performance and degradation of GaN HEMTs. To this end, we have constructed a setup, which will be used to apply variable physical stress on GaN die and allow electrical measurements of devices in the die under stress.
Given the low load requirements combined with high load accuracy, a system with a voice coil actuator was designed and built to controllably induce the desired amount of stress. The produced force depends directly on the electrical current in the coil. The test die is mounted in a specially designed package with a cutout on the bottom. A dedicated printed circuit board with a section removed under the package and mechanical attachments for the load frame as well as electrical attachments is used to mount the modified package. The 3D drawings of the test frame and the package are shown in fig.  2 .5 and the actual test frame and board with modified package are shown in figure 2.6. We will use this test frame to perform the controlled stress experiment on GaN HEMT devices. 
Plans for the next quarter
We plan to perform additional measurements using the pulsed temperature probing technique to confirm the measured results. We plan to complement the measurement results using Micro-Raman temperature measurements as well. We also plan to characterize GaN devices under physical stress and quantify the impact of this stress on the electrical performance, as well as the electrical degradation of GaN devices.
